GitHubMirror/sys
1
0
Fork 0
mirror of https://github.com/rwinkhart/sys.git synced 2026-09-03 07:37:34 -04:00
Code Issues Packages Projects Releases Wiki Activity

cpu: set PPC64.IsPOWER8 for Power9 on aix

Browse Source 
This is in line with the behavior on linux.

Fixes golang/go#46040

Change-Id: I01ba1896d879425d12096ae67250d7e60beb7a99
Reviewed-on: https://go-review.googlesource.com/c/sys/+/318549
Trust: Tobias Klauser <tobias.klauser@gmail.com>
Trust: Bryan C. Mills <bcmills@google.com>
Trust: Martin Möhrmann <moehrmann@google.com>
Run-TryBot: Tobias Klauser <tobias.klauser@gmail.com>
TryBot-Result: Go Bot <gobot@golang.org>
Reviewed-by: Bryan C. Mills <bcmills@google.com>
Reviewed-by: Martin Möhrmann <moehrmann@google.com>
This commit is contained in:
Tobias Klauser
2021-05-11 11:38:59 +00:00
committed by Tobias Klauser
parent 977fb72620
commit b0526f3d87
2 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
cpu/cpu.go
+2 -3
View File
@@ -154,14 +154,13 @@ var MIPS64X struct {
// For ppc64/ppc64le, it is safe to check only for ISA level starting on ISA v3.00, // For ppc64/ppc64le, it is safe to check only for ISA level starting on ISA v3.00,
// since there are no optional categories. There are some exceptions that also // since there are no optional categories. There are some exceptions that also
// require kernel support to work (DARN, SCV), so there are feature bits for // require kernel support to work (DARN, SCV), so there are feature bits for
// those as well. The minimum processor requirement is POWER8 (ISA 2.07). // those as well. The struct is padded to avoid false sharing.
// The struct is padded to avoid false sharing.
var PPC64 struct { var PPC64 struct {
_ CacheLinePad _ CacheLinePad
HasDARN bool // Hardware random number generator (requires kernel enablement) HasDARN bool // Hardware random number generator (requires kernel enablement)
HasSCV bool // Syscall vectored (requires kernel enablement) HasSCV bool // Syscall vectored (requires kernel enablement)
IsPOWER8 bool // ISA v2.07 (POWER8) IsPOWER8 bool // ISA v2.07 (POWER8)
IsPOWER9 bool // ISA v3.00 (POWER9) IsPOWER9 bool // ISA v3.00 (POWER9), implies IsPOWER8
_ CacheLinePad _ CacheLinePad
} }
cpu/cpu_aix.go
+1
View File
@@ -20,6 +20,7 @@ func archInit() {
PPC64.IsPOWER8 = true PPC64.IsPOWER8 = true
} }
if impl&_IMPL_POWER9 != 0 { if impl&_IMPL_POWER9 != 0 {
PPC64.IsPOWER8 = true
PPC64.IsPOWER9 = true PPC64.IsPOWER9 = true
} }